Embedded Systems Conference
Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Jonathan Harris

Interleaving Spurs: Offset Mismatches

Jonathan Harris
jonharris0
jonharris0
7/15/2013 9:10:59 AM
User Rank
Blogger
Re: Calibration / DC components
@DaeJ, thanks for the question.  The figure is intended just to show that the offset mismatch exists.  It is not necessarily a calibration circuit, sorry for the confusion on that.

@B_Albing, thanks for the comment as well...that is something good to keep in mind.  I'm hoping to dive into a few more of the mismatches in upcoming blogs, but perhaps a good direction afterward may be to discuss some calibration methods...

50%
50%
B_Albing
B_Albing
7/15/2013 12:17:57 AM
User Rank
Editor
Re: Calibration / DC components
@JH - more details on auto-cal methods to remove (or match) DC offset in a future blog, perhaps....

50%
50%
DaeJ
DaeJ
7/14/2013 5:35:02 PM
User Rank
Master
Two ADADC71 chips
I think that in most case, A/D converter chip is used to get A/D from VIN in the circuit. For example, let us say that two ADADC71 chips, 16 bit A/D converter, are used in parallel similar to "Offset mismatch" figure above. I am wondering how this circuit overcomes offset mismatch in this case.

50%
50%
jonharris0
jonharris0
7/12/2013 3:50:07 PM
User Rank
Blogger
Re: Calibration / DC components
Hi Dirceu, yes, a calibration procedure would definitely help.  When doing the calibration you'd need to make sure not to remove the DC content as many applications use content around DC.  As I mentioned, one approach would be to just make the offset of each ADC equal so you don't affect the incoming DC content of the input signal.

50%
50%
DirceuRodriguesJr
DirceuRodriguesJr
7/12/2013 12:58:45 PM
User Rank
Artist
Calibration / DC components
Jonathan,

  With ADC offset mismatches, a calibration procedures could help? Perhaps some kind of DC restore circuit (op. amp. or software based). I think in measuring devices, for example in the medical field: Unlike the ECG, an oximeter need the DC components of the signal.

100%
0%
More Blogs from Jonathan Harris
Increase the decimation ratio in the DDC to see the effects of frequency folding and translating when a higher decimation rate is employed along with frequency tuning with the NCO.
Let’s now take a look at a real example with the AD9680-500. We’ll see how this simple yet powerful tool can be used to aid in understanding the aliasing effects of an ADC as well as help with understanding effects of some digital processing blocks in the AD9680.
Back in my April blog post this year, we took some time to look at the Frequency Folding Tool that is available on the Analog Devices web site. I would like to revisit this tool as there have been a few handy improvements that have been made based on some great feedback.
The ADIsimRF tool has many different calculation possibilities which are very nice to have on the hand. These can be useful when either in the lab collecting data or when working on a report in your office. The tool outputs are great to double check experimental results or to set expectations when about to take data.
Before looking into the signal chain portion of the tool we began by looking at the calculator tool available in ADIsimRF.
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS