Embedded Systems Conference
Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Jonathan Harris

Interleaving Spurs: Timing Mismatches

Jonathan Harris
jonharris0
jonharris0
8/29/2013 10:01:53 PM
User Rank
Blogger
Re: Clock source
Actually a discussion on the different things that impact the ADC noise sounds like a good idea for a blog... :-)  I may take a slight detour and address that topic on a blog soon.

50%
50%
jonharris0
jonharris0
8/29/2013 10:13:06 AM
User Rank
Blogger
Re: Clock source
Razvan, this is a good question. Thanks for the comment. In order to obtain the true performance of the ADC, a low jitter clock source (~100fs) is needed.  As you mentioned, finding a clock source with this level of jitter is a little difficult.  You are also correct that a low jitter reference is usually required.  I am not aware of any modules that are out there that provide this low level of jitter.  Typically we use an input from the Rohde-Schwarz SMA100 signal generators to provide a low jitter (ala low phase noise) input.  Also, Wenzel makes some nice oscillators that have very low phase noise as well and can be used to clock high speed ADCs.  I'm not sure however if they offer anything that would be surface mount.  The ones that I use are powered from a 15V supply, have SMA connector outputs, and are about 2"x2" square.  Do also keep in mind that the overall SNR of the signal chain is also affected by the driver amplifier noise and gain as well as the AAF in front of the ADC.

50%
50%
razvan.tataroiu
razvan.tataroiu
8/28/2013 3:53:32 PM
User Rank
Newbie
Clock source
Somewhat off-topic, but related to high-performance ADC timing: I'm seeing aperture jitter specifications for high-speed ADCs in the 100fs area. I understand that in order to obtain specified SNR performance, a clock source with similarly low jitter specs is needed. However I find it very difficult to obtain such a clock source as an integrated module. Although various PLL-based clock generator ICs exist with exceptionally low additive jitter (and, related to this post, adjustable delay for each clock channel), they still require a stable low-frequency reference. Could you perhaps recommend such a clock source available as a module from a well-known distributor? Or is it that I have to design a discrete solution?

Thank you for your insight.

50%
50%
More Blogs from Jonathan Harris
One of the questions that appeared on one of the IMS blog posts was about the details of the demonstration I had set up at the Analog Devices booth.
The last and final day of the show is usually has the most relaxed atmosphere and this year that proved to be the case once again. It is the shortest day of the show lasting from just 9:00 AM to 3:00 PM.
After having a pretty good first day of the show, I was looking forward to a good second day and it did not disappoint. The second day of the show on Wednesday is the longest day of the show as the exhibit hours go from 9:00 AM until 6:00 PM (day one is 9:00 AM to 5:00 PM and day three is 9:00 AM to 3:00 PM).
The IMS2015 show is already off to a great start here in sunny Phoenix, Arizona and I hope that those of you attending are enjoying it so far.
It sure doesnít seem like it has already been a year since IMS2014! Well, technically, it hasnít been since IMS2014 was in June last year. Once again this year IMS (International Microwave Symposium) is in a state known for its sunshine albeit this time sans the humidity. This year the show visits sunny Phoenix, Arizona.
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS