Design Con 2015
Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Jonathan Harris

Interleaving Spurs: More Math Details for Gain Mismatch

Jonathan Harris
jonharris0
jonharris0
6/19/2014 10:24:00 AM
User Rank
Blogger
Slight correction
In the equation above for the interleaving spur for the gain, inside the log formula should be [(1- 1.98/2)/2].  Apologies for the error.  Thanks to a coworker for pointing this out.

50%
50%
SunitaT0
SunitaT0
10/29/2013 3:13:51 AM
User Rank
Master
Re : Interleaving Spurs: More Math Details for Gain Mismatch
Spurious performance and Achievable resolution of ADCs are strongly connected to the supreme sampling occurrence of the device. Nowadays, in mid-2013, sample rates of commercially available 16-bit massive, single-core (non-added) ADCs are restricted to 250 MS/s though 14-bit ADCs could be found up to 400 MS/s.

50%
50%
More Blogs from Jonathan Harris
We look at using a DC/DC converter along with an LDO to drive the ADC power supply inputs.
I thought it would be good to continue looking at the example I gave in my last blog where we looked using fewer LDOs and combining power supply rails on an ADC while maintaining isolation with ferrite beads.
There are some disadvantages when driving low input supply voltages, where multiple LDOs may be required.
Keeping the power supply inputs on separate domains can minimize crosstalk and make it much harder for noise to interfere with ADC performance.
As is typically the case, at least from my observance in the last four years, the second day of the show proved to be the busiest.
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS