Design Con 2015
Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Jonathan Harris

Interleaving Spurs: More Math Details for Gain Mismatch

Jonathan Harris
jonharris0
jonharris0
6/19/2014 10:24:00 AM
User Rank
Blogger
Slight correction
In the equation above for the interleaving spur for the gain, inside the log formula should be [(1- 1.98/2)/2].  Apologies for the error.  Thanks to a coworker for pointing this out.

50%
50%
SunitaT0
SunitaT0
10/29/2013 3:13:51 AM
User Rank
Master
Re : Interleaving Spurs: More Math Details for Gain Mismatch
Spurious performance and Achievable resolution of ADCs are strongly connected to the supreme sampling occurrence of the device. Nowadays, in mid-2013, sample rates of commercially available 16-bit massive, single-core (non-added) ADCs are restricted to 250 MS/s though 14-bit ADCs could be found up to 400 MS/s.

50%
50%
More Blogs from Jonathan Harris
First, to make any ADC operate we need to set up the input stimuli.
We begin this series of blogs by taking a look at ADIsimADC, which is a quite relevant design tool for Jonathan Harris, an applications engineer in ADI's high-speed ADC group.
In this blog we’ll take this one step further and look at driving the ADC power supplies directly from a DC/DC converter.
Previously in this blog series we looked at using a DC/DC converter (switching regulator) in combination with an LDO to drive the power supply inputs to an ADC. What we found was that using the DC/DC converter to step down the input voltage for the LDO was a much more efficient way to drive the power supply inputs to an ADC.
We look at using a DC/DC converter along with an LDO to drive the ADC power supply inputs.
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS