datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com   UBM Tech
UBM Tech
Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Jonathan Harris

Interleaving Spurs: More Math Details for Gain Mismatch

Jonathan Harris
SunitaT0
SunitaT0
10/29/2013 3:13:51 AM
User Rank
Master
Re : Interleaving Spurs: More Math Details for Gain Mismatch
Spurious performance and Achievable resolution of ADCs are strongly connected to the supreme sampling occurrence of the device. Nowadays, in mid-2013, sample rates of commercially available 16-bit massive, single-core (non-added) ADCs are restricted to 250 MS/s though 14-bit ADCs could be found up to 400 MS/s.

50%
50%
More Blogs from Jonathan Harris
As an engineer it is always rewarding when one can calculate an expected result and see the measurement in the lab line up with that calculation.
In Part 1, our blogger looked at how many clocking products specify the phase noise of the device but don't specify jitter. In the second part, he offers a real-life example.
Many clocking products specify the phase noise of the device but don't specify jitter. Let's take a look at how we can go from phase noise to jitter.
One of the most critical areas on an ADC that can affect performance is clock noise. Good layout and routing techniques coupled with an optional filter can do wonders in improving key specs.
There are many ways in which noise can enter an ADC or signal distortion can occur. We look at some of these, including aliasing.
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS