Embedded Systems Conference
Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Jonathan Harris

Interleaving Spurs: The Mathmatics of Timing Mismatch

Jonathan Harris
jonharris0
jonharris0
10/28/2013 8:44:27 AM
User Rank
Blogger
Re: Re : Interleaving Spurs: The Mathmatics of Timing Mismatch
Thanks for the comments yalanand.  You are correct, probably the simplest interleaving mismatch to look at is the offset mismatch.  I've discussed that here http://www.planetanalog.com/author.asp?section_id=3041&doc_id=560484 and here http://www.planetanalog.com/author.asp?section_id=3041&doc_id=561191

Definitely appreciate all these comments from everyone, please keep them coming! :-)

50%
50%
yalanand
yalanand
10/27/2013 7:14:26 AM
User Rank
Newbie
Re : Interleaving Spurs: The Mathmatics of Timing Mismatch
Probably the calmest of these to realize is the offset disparity between the two ADCs.  Each ADC would have a related DC offset value. When the two ADCs are enclosed and samples are learned alternatively back and forth among the two ADCs, the DC offset of each consecutive sample is altering. 

50%
50%
jonharris0
jonharris0
10/18/2013 8:20:35 AM
User Rank
Blogger
Re: Timing
Hi Sunita, thanks for the comment. You are correct, typically SFDR is defined by the fundamenatl and the most prominent harmonic. In the case of the interleaved ADC, with enough mismatch, the interleaving spur can be significantly higher than the highest harmonic.  In this case, it drives what the actual SFDR is since the dynamic range is then typically limited by the amplitude of the interleaving spur.

50%
50%
samicksha
samicksha
10/10/2013 6:22:57 AM
User Rank
Artist
Timing
Mathematics has always been a nightmare for, but if we refer SFDR it is between the amplitude of the frequency being generated and the amplitude of the most prominent harmonic.

50%
50%
More Blogs from Jonathan Harris
After looking at the performance metrics in the online ADC simulator tool it is a great time to look at another online ADC tool called the Frequency Folding Tool. It is a useful simulator that helps to understand the effects of aliasing in an ADC.
. I received a very good reader question from my last blog post regarding the various parameters that are reported by the tool. Letís take a look at an example and explore the parameters that are returned. In this example we will look at the AD9643-250.
Now letís look at the web-based evaluation tool. This does not require downloaded software to run as it is purely ran from the web
First, to make any ADC operate we need to set up the input stimuli.
We begin this series of blogs by taking a look at ADIsimADC, which is a quite relevant design tool for Jonathan Harris, an applications engineer in ADI's high-speed ADC group.
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS