Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Jonathan Harris

Interleaving Spurs: The Mathmatics of Timing Mismatch

Jonathan Harris
jonharris0
jonharris0
10/28/2013 8:44:27 AM
User Rank
Blogger
Re: Re : Interleaving Spurs: The Mathmatics of Timing Mismatch
Thanks for the comments yalanand.  You are correct, probably the simplest interleaving mismatch to look at is the offset mismatch.  I've discussed that here http://www.planetanalog.com/author.asp?section_id=3041&doc_id=560484 and here http://www.planetanalog.com/author.asp?section_id=3041&doc_id=561191

Definitely appreciate all these comments from everyone, please keep them coming! :-)

50%
50%
yalanand
yalanand
10/27/2013 7:14:26 AM
User Rank
Newbie
Re : Interleaving Spurs: The Mathmatics of Timing Mismatch
Probably the calmest of these to realize is the offset disparity between the two ADCs.  Each ADC would have a related DC offset value. When the two ADCs are enclosed and samples are learned alternatively back and forth among the two ADCs, the DC offset of each consecutive sample is altering. 

50%
50%
jonharris0
jonharris0
10/18/2013 8:20:35 AM
User Rank
Blogger
Re: Timing
Hi Sunita, thanks for the comment. You are correct, typically SFDR is defined by the fundamenatl and the most prominent harmonic. In the case of the interleaved ADC, with enough mismatch, the interleaving spur can be significantly higher than the highest harmonic.  In this case, it drives what the actual SFDR is since the dynamic range is then typically limited by the amplitude of the interleaving spur.

50%
50%
samicksha
samicksha
10/10/2013 6:22:57 AM
User Rank
Artist
Timing
Mathematics has always been a nightmare for, but if we refer SFDR it is between the amplitude of the frequency being generated and the amplitude of the most prominent harmonic.

50%
50%
More Blogs from Jonathan Harris
We will continue looking at the AD9680 as an example just as we did in part 1. Similar to the real mode operation of the DDC the normalized decimation filter responses are the same regardless of speed grade.
Let’s now take a closer look at the decimation filtering and how ADC aliasing influences the effective response of the decimation filtering
Increase the decimation ratio in the DDC to see the effects of frequency folding and translating when a higher decimation rate is employed along with frequency tuning with the NCO.
Let’s now take a look at a real example with the AD9680-500. We’ll see how this simple yet powerful tool can be used to aid in understanding the aliasing effects of an ADC as well as help with understanding effects of some digital processing blocks in the AD9680.
Back in my April blog post this year, we took some time to look at the Frequency Folding Tool that is available on the Analog Devices web site. I would like to revisit this tool as there have been a few handy improvements that have been made based on some great feedback.
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS