Embedded Systems Conference
Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Jonathan Harris

ADC Noise: How the Clock Input Can Help

Jonathan Harris
jonharris0
jonharris0
1/27/2014 8:30:26 AM
User Rank
Blogger
Re: Phase noise and Jitter
Hi amrutah, these are all great points and questions.  Indeed the clock is often overlooked when it shouldn't be.  Definitely one of the biggest contributors to noise in an ADC is the phase noise of the input clock source.  Other factors may not be as big but should not be overlooked.  The noise impact will be less from what is picked up via a poor layout than from a clock source with poor phase noise or poor spurious even.  I think you'll enjoy my next post.  I'll be looking at close in vs wideband phase noise and how they affect the ADC in different ways.  Thanks for the great comments and questions!

50%
50%
amrutah
amrutah
1/25/2014 1:57:48 PM
User Rank
Master
Phase noise and Jitter
Jonathan,

   I will be eagerly waiting for your next blog post.  How the low and high frequency components phase noise affect the ADC noise.  Different jitter that affect the ADC noise, meaning contributions of peak litter, period jitter or total accumulated jitter.

50%
50%
amrutah
amrutah
1/25/2014 1:49:27 PM
User Rank
Master
CLOCK phase noise/Jitter
Jonathan,

   I think the contribution of phase noise/jitter of the clock source is the main contributor to ADC Noise compared to the noise that the clock picks on the way to ADC. How substantial can the noise contribution be compared to the jitter?

50%
50%
amrutah
amrutah
1/25/2014 1:08:27 PM
User Rank
Master
Clock input

Yes, I agree that the clock input source can be one source of noise and usually is considered at last moment. As you mentioned modelling it as a mixer should give a good analysis upfront when dealing with the noise analysis and specification limit.

   Usually the high speed clock source will be a PLL/DLL system which cannot be placed close to the ADC, and as such having a filter makes it more viable solution.  But that increases the BOM or onchip area

50%
50%
More Blogs from Jonathan Harris
Increase the decimation ratio in the DDC to see the effects of frequency folding and translating when a higher decimation rate is employed along with frequency tuning with the NCO.
Let’s now take a look at a real example with the AD9680-500. We’ll see how this simple yet powerful tool can be used to aid in understanding the aliasing effects of an ADC as well as help with understanding effects of some digital processing blocks in the AD9680.
Back in my April blog post this year, we took some time to look at the Frequency Folding Tool that is available on the Analog Devices web site. I would like to revisit this tool as there have been a few handy improvements that have been made based on some great feedback.
The ADIsimRF tool has many different calculation possibilities which are very nice to have on the hand. These can be useful when either in the lab collecting data or when working on a report in your office. The tool outputs are great to double check experimental results or to set expectations when about to take data.
Before looking into the signal chain portion of the tool we began by looking at the calculator tool available in ADIsimRF.
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS