REGISTER | LOGIN
Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Raj Nair

Non-correlation of Peak Noise and Peak Current

Raj Nair, PI consultant at Anasim.
Page 1 / 2 Next >
raj_at_anasim
raj_at_anasim
5/27/2016 2:25:27 AM
User Rank
Newbie
Re: Use of the word "correlation"
Hello Dan, 

Glad you liked and agreed with the article! Thank you for the comment. 

I thought I'd replied to your comment...but do not see it posted here. Here goes nothing, again. 

Look at the equations on the page linked through 'power grid' in the article. They point to the complexity of noise components in any power grid segment. Depending upon the excitation, one or more of the components, resistive, reactive, and resonant, dominate. In extremes of load current shape (DC, or impulse), noise also tends to extremes. Since peak current value loses information about current wave shape, and since it is evident that the wave shape has a significant role in determining peak noise, there is no mathematical or logical basis for a correlation to exist between a maximum current value and the resultant peak noise value seen. 

best,

Raj Nair

 

 

50%
50%
Dan L Woodward
Dan L Woodward
5/18/2016 4:18:28 PM
User Rank
Newbie
Use of the word "correlation"
I enjoyed your article and agree with it. However, the voltage peak and the current peak as you described them ARE correlated. They just happened to be out of phase. If you perform a cross correlation, you will find the peak value to be very close to unity.

 

Dan Woodward

50%
50%
More Blogs from Raj Nair
A prevailing assumption in the industry, EDA in particular, is that IoT chips are less of a challenge. Technology and IP integrated are well known. The chips are not leading edge in the fabrication processes used. Tools that met the needs of prior fabrication processes hence suffice to meet the needs of IoT chips. It is just a matter of designing to the specific application
DVD is a key measure of chip power integrity, and requires careful inspection during chip design. It is a sign-off gating aspect of chip power delivery.
In the following experiment, we explore DVD variance with another aspect of PDN load currents. Here, we explore the temporal relationship between load vectors: time/phase delays between load maxima.
How do advanced design changes impact power integrity? This is a question often encountered by power-integrity aware IP block designers. And here is where a front-end analysis environment such as Anasim's PI-FP is most useful.
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS