CMP PLANET ANALOG
CMP TAGLINE NEWSLETTER
HOME HOME NEWSLETTER ABOUT ADVERTISING FEEDBACK
News


Events
Discussion
Industry Groups



EE TIMES NETWORK
 Online Editions
 EE TIMES
 EE TIMES ASIA
 EE TIMES CHINA
 EE TIMES FRANCE
 EE TIMES GERMANY
 EE TIMES INDIA
 EE TIMES JAPAN
 EE TIMES KOREA
 EE TIMES TAIWAN
 EE TIMES UK

 EE TIMES EUROPE
 ANALOG EUROPE
 INDUSTRIAL EUROPE
 AUTOMOTIVE DL EUROPE

 POWER DL EUROPE

 Web Sites
 • Audio DesignLine
 • Automotive DesignLine
 • Career Center
 • CommsDesign
 • Microwave
    Engineering
 • Deepchip.com
 • Design & Reuse
 • Digital Home DesignLine
 • DSP DesignLine
 • EDA DesignLine
 • Embedded.com
 • Elektronik i Norden
 • Green SupplyLine
 • Industrial Control
    DesignLine
 • Planet Analog
 • Mobile Handset
    DesignLine
 • Power Management
    DesignLine
 • Programmable Logic
    DesignLine
 • RF DesignLine
 • RFID-World
 • Techonline
 • Video | Imaging
    DesignLine
 • Wireless Net
    DesignLine

ELECTRONICS GROUP SITES

 • eeProductCenter
 • Electronics Supply &
    Manufacturing
 • Conferences
    and Events
 • Electronics Supply &
    Manufacturing--China
 • Electronics Express
 • Webinars


09 February 2010

Embedded Systems Conference covers analog, too

By Bill Schweber, Site Editor
Planet Analog
March 29, 2006 (8:53 AM EST)




There are eight analog sessions set for ESC, not counting those devoted to power-supply issues. It's nice to see that the basic analog building block—the op amp—gets two of these. After all, op amps don’t do much by themselves, but they can do almost everything depending on their in-circuit configuration. And since that mythical "ideal" op amp doesn't exist, two of the sessions look at factors in op amp selection, tradeoffs, and parameter evaluation.

Of course, most op amps work with converters, the other key element in the signal chain. ESC sessions look at the various converter architectures and how they mesh with specific applications, especially as converters become increasingly end-application focused. Of course, design effort is more than about part selection and placement. Proper technique and finesse define successful designs, versus marginal or delayed product release. Increasingly, system clocks are key design challenges, since the ever-higher speed of these clocks makes them victims of the real world of jitter, distortion, noise, slew rate, and other analog world ills. Several sessions will deal with the care and feeding of clocks for make sure that a marginal clock design or implementation doesn't compromise performance of an otherwise good design.






Related Products
  • Industrial server has 4 PCI Express x4/x16 expansion slots
  • Altium adds Altera Cyclone III to NanoBoard club
  • IBM back in network processor game
  • Bosch unveils integrated MEMS automotive sensor
  • Intel rolls Tukwilla, nixes fully buffered DIMMs

    eeProductCenter



    EE Times TechCareers
    Search Jobs

    Enter Keyword(s):


    Function:


    State:
      

    Post Your Resume
    -----------------
    Employers Area
    Most Recent Posts
    Ascension Health seeking Solutions Development Analyst in St. Louis, MO

    National Semiconductor seeking Principal IC Design Engineer in Santa Clara, CA

    Taylor Guitars seeking Sr. Web Designer in El Cajon, CA

    Covidien seeking Hardware Manager in Boulder, CO

    Sierra Nevada seeking Software Engineer in Hagerstown, MD

    More career-related news, resources and job postings for technology professionals



    Sponsor Links

     

    All materials on this site Copyright © 2010 TechInsights, a Division of United Business Media LLC.
    All rights reserved.
    Terms and Conditions | Privacy Statement | Your California Privacy Rights