As the sample rate and resolution of today’s data converters increase, new high-density techniques for the digital data interface are being developed to cope with the large number of signals and high data transmission rates.
High-speed serial interfaces offer numerous advantages over traditional parallel interfaces. But they can be challenging to implement for even the most proficient designers. While many system developers and designers acknowledge the enormous potential value they perceive increased risk and become reluctant to adopt the technology -- even though existing solutions in many cases are more expensive and need more real estate and power.
[Get a 10% discount on ARM TechCon 2012 conference passes
by using promo code EDIT. Click here to learn about the show and
The benefits of these new interfaces are significant. A high-speed serial interface offers a significant reduction in the number of data and clock signals. This translates into fewer I/O pins, less PCB routing, and relaxed physical design constraints. In addition to these obvious benefits are system-level advantages.
For instance, a hybrid fiber/coax network consists of hundreds of remote sites that convert data from coax to fiber and send it back to one central office. At each remote site, an ADC (analog-to-digital converter) digitizes signals from the coaxial cable. The ADC outputs are serialized and then broadcast over fiber via an optical transmitter. This can be implemented with a traditional (parallel) ADC -- and some designers are doing so. But the design requires an additional element between the ADC and fiber optic transmitter to serialize the data, which is often expensive and space consuming.
Now, there is an alternative. Using an ADC with JESD204B-complaint high-speed serial outputs, designers can remove the dedicated serializing device, reducing the transmitter’s size and power consumption. This is possible because JESD204B data can be directly broadcast over fiber. In many cases, adopting a device with a new standard would be perceived as risky, but this simplified architecture can be prototyped and demonstrated using standard off-the-shelf evaluation kits of the JESD204B ADC and fiber-optic transmitter, no additional encoding, level translating, or serializing operations are required. Benefits of the JESD204B standard
JESD204, a high-speed serial interface standard for data converters was initially introduced in 2006. It has evolved through three generations, JESD204, JESD204A, and JESD204B, with each revision enhancing the prior version.
Two features critical to adoption in the communications and multichannel ADC markets were included in the B version. First, JESD204B provides deterministic latency in mapping from the convert clock to the serial data output, allowing consistent data latency after every reset. Second the B version of the standard increases the maximum data rate, providing for efficient use of fewer I/O resources.
For instance, the B standard allows a dual 14-bit 250Msps ADCs to use only one serial lane per channel. Devices restricted to the ‘A’ version data rates would require two lanes per channel, doubling the I/O resources required. While the latency uncertainty and low data rates of the A standard impeded wide JESD204 adoption, the B standard will accelerate this important step forward, beginning in communications and/or multi-channel converter applications.
Simplifying the system architecture
Since these leading edge ADC’s perform the serializer operation, it is now possible to eliminate dedicated serializing devices from some system designs, reducing space, power, and cost. Start with the hybrid fiber/coax transmitter described above.
Traditionally, this system consists of an ADC, connected to an FPGA, connected to a fiber optic transmitter. The FPGA packetizes and serializes the data from a parallel output ADC. But using ADCs with JESD204B outputs, it is possible to remove the FPGA and connect the ADC output directly to the fiber optic transmitter. This removes cost and power from what is often a remote site, and shrinks the entire assembly.
Similarly, consider a radar system that must transmit signals roughly 100 meters from an array of densely spaced receiving elements to a centralized DSP. Each element’s physical dimensions are constrained by the antenna design. This requires a very small form factor for each element's receive chain, typically including a filter, amplifier, ADC, and transmitter. Typical ADC outputs (LVDS/CMOS) can't be transmitted more than a few feet at most. This means that the outputs must be converted in some way in order to transmit them longer distances. Fiber optics are the obvious solution for transmitting digital data long distances, as long as the ADC data can be serialized and converted to optical -- within the space constraints.
One of our field applications guys wanted to know the input resistance of one of our ADCs; a customer had asked him and couldn’t find the data. Like most integrated ADCs these days, this one (the SAR ADC in our PSoC 4 family of devices) has a switched-capacitor front end and, in the interests of maximum flexibility and minimum power consumption, we don’t fit an input buffer amplifier. We let you do that if you want, but sometimes people want to ‘go native’ and feed the ADC directly.
When your home’s deep freezer, full of food, experiences an AC power failure while you are out for an extended time, its contents can thaw out. If the AC power is then restored before you return home, the contents can re-freeze and you may never know that your food is spoiled. This has given rise over the years to a number of freezer-alarm circuits and methods to detect thaw and re-freeze.
It seems like we just had LTE and LTE Advanced beginning deployment in base stations everywhere. In spite of that effort, there has been heavy discussion of early development ideas of the 5G next-gen architecture to meet the ever-growing demands of the cellular airwave capacity, speed and customer future needs.
If you have worked in the semiconductor industry for more than a few years I am sure you have heard senior leadership speak about the need for your integrated circuit designs to be first pass successes and not the typical two to three spins or more to reach the targeted performance. The question is this: Is first pass success feasible and should be expected? I do not want to stir up a hornets nest with my response but the answer to the question is that it depends. Depends on what you say? Well, the answer depends on several different interwoven complexities that can determine if first pass success is possible. I would like to explore some possible ways to answer this question. Furthermore, the complexity of this question increases when developing complex mixed signal IC’s.
Fortunately for circuit designers, a new tool is available that can simplify the process of identifying the ESD suppression device best suited to an application, which makes it far easier to incorporate circuit protection earlier in the board planning process. The Littelfuse iDesign™ Online Simulation and Product Selection Tool