CMP PLANET ANALOG
CMP TAGLINE NEWSLETTER
HOME HOME NEWSLETTER ABOUT ADVERTISING FEEDBACK
News


Events
Discussion
Industry Groups



EE TIMES NETWORK
 Online Editions
 EE TIMES
 EE TIMES ASIA
 EE TIMES CHINA
 EE TIMES FRANCE
 EE TIMES GERMANY
 EE TIMES INDIA
 EE TIMES JAPAN
 EE TIMES KOREA
 EE TIMES TAIWAN
 EE TIMES UK

 EE TIMES EUROPE
 ANALOG EUROPE
 INDUSTRIAL EUROPE
 AUTOMOTIVE DL EUROPE

 POWER DL EUROPE

 Web Sites
 • Audio DesignLine
 • Automotive DesignLine
 • Career Center
 • CommsDesign
 • Microwave
    Engineering
 • Deepchip.com
 • Design & Reuse
 • Digital Home DesignLine
 • DSP DesignLine
 • EDA DesignLine
 • Embedded.com
 • Elektronik i Norden
 • Green SupplyLine
 • Industrial Control
    DesignLine
 • Planet Analog
 • Mobile Handset
    DesignLine
 • Power Management
    DesignLine
 • Programmable Logic
    DesignLine
 • RF DesignLine
 • RFID-World
 • Techonline
 • Video | Imaging
    DesignLine
 • Wireless Net
    DesignLine

ELECTRONICS GROUP SITES

 • eeProductCenter
 • Electronics Supply &
    Manufacturing
 • Conferences
    and Events
 • Electronics Supply &
    Manufacturing--China
 • Electronics Express
 • Webinars


09 February 2010

Compensation techniques for driving large-capacitance loads with high-speed amplifiers

Understand how to drive these challenging loads and practical compensation techniques
By Maithil Pachchigar, Applications Engineer, National Semiconductor Corp.
Planet Analog
February 12, 2008 (3:40 PM EST)




Rate this article
WORSE | BETTER
1 2 3 4 5

Oscillation and peaking occur primarily when op amps that are not properly compensated are used to drive large capacitive loads. The other results from this situation are lower bandwidth and lower output slew rate. The factors which affect the driving capability of an op amp are:

  • Op amp internal architecture
  • Closed loop gain and output capacitor loading
This article, with the help of two design examples, explores two popular compensation techniques for circuits using high-speed amplifiers to drive large capacitive loads. The two techniques which are explained in detail are out-of-loop compensation and in-loop compensation.

The output impedance of an amplifier acts as an inductance at higher frequencies, which combines with the load capacitance (CL), thus generating oscillations or peaking at the output of an amplifier. To compensate for this effect, the series isolation resistor (RISO) is placed between the amplifier's output and CL. This is the out-of-loop compensation technique.

This technique can be applied to both voltage feedback and current feedback amplifiers, in either inverting or non-inverting configurations. However, the minimum value to be chosen for RISO for stability varies from device to device, and the datasheet usually furnishes this information.

This technique has a few demerits such as a loss in bandwidth, slew rate, and voltage swing. For a high-speed amplifier driving the inputs of an analog/digital converter (ADC), the amplifier's settling time and bandwidth might undergo degradation as the ADC often has capacitance present at its inputs. Therefore, the amplifier must preserve its settling time and bandwidth performance so that the recommended value of RISO will optimize the op amp's response.

Figure 1 shows an example of the out-of-loop compensation technique using the LMH6611 configured as voltage follower.


Figure 1: Out-of-loop compensation circuit using the LMH6611
(Click on image to enlarge)

The LMH6611 is a 345 MHz, rail-to-rail, output voltage-feedback amplifier, which has a slew rate of 460 V/μs and a 0.01% settling time of 100 ns.

Figure 2 shows the small-signal frequency response of the LMH6611 driving CL = 100 pF for various values of RISO.


Figure 2: Frequency response of the LMH6611 driving
CL = 100 pF for various RISO values

(Click on image to enlarge)

As you can see from the graph, for the minimum value of RISO = 10, both the bandwidth as well as peaking increase, whereas for RISO = 30 bandwidth drops considerably.

Unlike the out-of-loop compensation technique, the in-loop compensation technique can only be applied to voltage feedback amplifiers. This is because CF's integrating connection is not realizable in current feedback amplifiers.

When driving a large capacitive load, an isolation resistor (RISO) should be connected in series between the op amp output and the capacitive load, to provide isolation and to avoid oscillations. A small-value capacitor (CF) is inserted between the op amp output and the inverting input, as shown in the Figure 3.


Figure 3: In-loop compensation circuit using the LMH6601
(Click on image to enlarge)

This capacitor becomes the dominant ac feedback path at higher frequencies. Together, these components allow heavy capacitive loading while keeping the loop stable.

Table 1 shows the measured step response for various values of load capacitors (CL), series resistor (RISO) and feedback capacitor (CF) with gain of +2 (RF = RG = 604 Ω) and RL = 2 kΩ.


Table 1: LMH6601 step-response summary
(Click on image to enlarge)

Figure 4 shows that the bandwidth decreases as the op amp drives larger capacitive loads.


Figure 4: LMH6601 in-loop compensation response
(Click on image to enlarge)

Therefore, the op amp can drive up to about 1000 pF of capacitive load, but the bandwidth will be reduced.

Using two prevalent capacitive-load driving techniques, this article has shown that an isolation resistor connected in series between the op amp output and the capacitive load helps to provide isolation and to avoid oscillations, allowing stable operation of the op amp. The specific design examples shown for both techniques implemented high-speed amplifiers in circuits which can drive large capacitive loads, without reducing bandwidth or slew rate. The details of using out-of-loop compensation and in-loop compensation techniques can be benefit to the user in many ways.

About the author
Maithil Pachchigar is an applications engineer in the Amplifier Group at National Semiconductor Corp. He has been working extensively on high-speed and precision amplifiers. He received a Master's Degree in Electrical Engineering from San Jose State University in California, and a Bachelor of Engineering degree in Electronics from Sardar Vallabhbhai National Institute Of Technology (SVNIT) in India. He can be reached at Maithil.Pachchigar@nsc.com.









EE Times TechCareers
Search Jobs

Enter Keyword(s):


Function:


State:
  

Post Your Resume
-----------------
Employers Area
Most Recent Posts
Ascension Health seeking Solutions Development Analyst in St. Louis, MO

National Semiconductor seeking Principal IC Design Engineer in Santa Clara, CA

Taylor Guitars seeking Sr. Web Designer in El Cajon, CA

Covidien seeking Hardware Manager in Boulder, CO

Sierra Nevada seeking Software Engineer in Hagerstown, MD

More career-related news, resources and job postings for technology professionals



Sponsor Links

 

All materials on this site Copyright © 2010 TechInsights, a Division of United Business Media LLC.
All rights reserved.
Terms and Conditions | Privacy Statement | Your California Privacy Rights