REGISTER | LOGIN
Home    Bloggers    Blogs    Article Archives    Messages    About Us   
Tw  |  Fb  |  In  |  Rss
Maximizing output power from PLL synthesizer high-frequency open-collector outputs
1/18/2019

Image 1 of 6      Next >

Figure 1
Typical open-collector output with a 50 Ω pull-up

Typical open-collector output with a 50 Ω pull-up

Image 1 of 6      Next >

Return to Article

AaronHe
AaronHe
3/13/2019 3:24:59 AM
User Rank
Newbie
About the pull-up component
Hi Dean:

How about set the pull-up components as an inductor parallelled with a resistor for example 50 ohm. Choose the inductor value big enough at the working frequency to make the parallelled impedance is almost same as the resistor. And this added inductor will remove the DC voltage drop which could guarantee the output signal will have full voltage swing.

50%
50%
More Blogs from Signal Chain Basics
How to generate the open-loop SPICE simulation curves: Open or “break” the loop while injecting a small signal into a high-Z node and look at the response at different points in the loop
The PLL architecture is an effective approach to creating very linear ramping waveforms that are useful for radar applications. That being said, one consideration is how fast the ramp can change and still have the PLL track it. The loop filter needs to be able to allow the frequency to slew fast enough, and you need to take measures to avoid cycle slipping
How can you accurately measure this impedance to give reliable lead-off detection in ECGs?
Most voltage amplifier circuit offsets are a result of the amplifier’s input voltage offset, input bias current and input offset currents.
Most people are not familiar with electromechanical spinning. My goal here is to attempt to explain brushless-DC motors simply
flash poll
educational resources
 
follow Planet Analog on Twitter
Planet Analog Twitter Feed
like us on facebook
our partners
Planet Analog
About Us     Contact Us     Help     Register     Twitter     Facebook     RSS