REGISTER | LOGIN
Home    Bloggers    Blogs    Article Archives    Messages    About Us
Tw  |  Fb  |  In  |  Rss
Signal Chain Basics

# Signal Chain Basics #148: Understanding the impact of offsets in fully differential amplifier circuits

50%
50%
Newest First | Oldest First | Threaded View
steve.taranovich
6/3/2019 4:13:58 PM
User Rank
Blogger
Re: More complete output DC offset calculations
Here is the link to Michael Steffes' article https://www.planetanalog.com/author.asp?section_id=3404&doc_id=565037&

50%
50%
jfreet
6/3/2019 1:20:40 PM
User Rank
Newbie
Re: More complete output DC offset calculations
Hi Michael,

Yes, excellent point. For this article I chose to focus mainly on the amplifier's intrisic offsets and the source offset, but we definitely shouldn't forget to consider resistor matching as well. Thanks for pointing that out!

50%
50%
Tucson_Mike
5/31/2019 8:25:02 AM
User Rank
Blogger
More complete output DC offset calculations
Hey Jacob,

Good stuff but you left a few error terms out of the discussion. In assembling the THS4551 data sheet, I got into these issues way back in section 8.3.4 where the dominant static (not drift) output DC offset actually arises from the desired output common mode voltage converting to a differential error through the resistor ratio mismatch on the two feedback side. Table 3 summarizes this where assuming worst case 1% resistor divider mismatch gives by far the highest nominal part of the output offset total. However, the next table 4 shows it is a very small part of the drift. The lesson there is if you care about output offset error, put some effort into matching those feedback dividers using better precision on the R's and exactly matching the Rg on each side. There was actually an error in this section in how I treated the conversion of avg input bias current through resistor mismatches - corrected that in a recent FDA DC precision article over on Planet Analog 'DC Precision considerations for high speed current and fully differential amplifiers, Insight #4"

50%
50%
More Blogs from Signal Chain Basics
How to generate the open-loop SPICE simulation curves: Open or “break” the loop while injecting a small signal into a high-Z node and look at the response at different points in the loop
The PLL architecture is an effective approach to creating very linear ramping waveforms that are useful for radar applications. That being said, one consideration is how fast the ramp can change and still have the PLL track it. The loop filter needs to be able to allow the frequency to slew fast enough, and you need to take measures to avoid cycle slipping
How can you accurately measure this impedance to give reliable lead-off detection in ECGs?
Most people are not familiar with electromechanical spinning. My goal here is to attempt to explain brushless-DC motors simply
flash poll
follow Planet Analog on Twitter
like us on facebook
our partners
 Planet Analog