LVDS ASIC Family – for high resolution imaging applications

There is a wide range of imaging devices that use Low Voltage Differential Signaling (LVDS) standard to transmit serialized RGB data at gigabit rates. EPSON has been supplying LVDS Receiver for many years in applications with focus on liquid crystal panels and home electronic appliances. Taking advantage of such experience EPSON has developed a more worthy and flexible solution: a specific Embedded Array family with LVDS Receiver Macro included. This product line boasts a rich variety of pre-assembled standard masters with different user logic area size (sea of gates) and a set of embedded hard-macros. End-customers can select which master is most suitable for their own needs and customize its user logic area by metal masks, achieving high performance ASICs with low cost and low TAT. Following Macro-cells can optionally be embedded in the LVDS ASIC: Spread Spectrum macro to reduce EMI noise of the CMOS I/F signals; Custom line memory to support 6 to 10 bit per RGB color mapping; Other memories: SRAM, ROM, FIFO, OTP-ROM; Voltage detector for power surveillance; PLL, DLL and self-running oscillator; 32-bit RISC core. Interface: IZC bus, USB FS, UART. Epson Europe GmbH, 80992 Munich, Germany.

0 comments on “LVDS ASIC Family – for high resolution imaging applications

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.